EDAToolsCafe, the Worlds #1 EDA Web Portal.
Search:
HP Invent
  Home | EDAVision | Companies | Downloads | Interviews | News | Jobs | Resources |  ItZnewz  | |  CaféTalk  | HP Store
  Check Mail | Free Email | Submit Material | Universities | Books & Courses | Designers Corner | Events | Demos | Membership | Fun Stuff | Weather | Advertise | e-Catalog Signup >> Site Tour <<
 Browse eCatalog:  Free subscription to EDA Daily News
eCatalogAsic & ICPCBFPGADesign Services
Email: 

News: Subscribe to NewsAgent |  Company News |  News Jump |  Post News
  EDA Company News

Submit Comments Printer Friendly Version

Quickturn Announces Palladium, the Most Advanced Simulation Acceleration and In-Circuit Emulation System

LAS VEGAS--(BUSINESS WIRE)--June 18, 2001-- Quickturn, a Cadence company (NYSE:CDN), today introduced the Quickturn Palladium(TM) design verification system. Palladium is the first in a series of new products that deliver key functionality for the verification of integrated circuits (ICs) and electronic systems. With Palladium, design and verification engineers will now have a single, low cost, easy-to-use system that integrates the powerful capabilities of Quickturn(TM)'s market-leading simulation acceleration and in-circuit emulation (ICE) technologies. Palladium is a convergence of a highly scalable simulation and emulation hardware architecture with a tightly integrated software environment. Made possible through the use of advanced custom silicon technology, Palladium is a flexible and affordable product that optimizes verification productivity.

Christopher J. Tice, Cadence® senior vice president and Quickturn general manager said, ``Today's designs require engineers to consider system-level verification platforms that can deliver the ease-of-use and productivity of traditional simulation, and the performance and functionality of simulation-acceleration and in-circuit emulation. We've hit all of these key target requirements with the development of Palladium.''

Tice continued, ``Only by verifying ICs at the system-level -- in conjunction with system software -- can designers hope to meet their quality and time-to-market requirements. At a time when many chip designers worldwide are reviewing the costs and effectiveness of their verification strategies, Palladium delivers an affordable platform with fast design turns and high productivity, all in an easy-to-use system.''

Benefits of the Quickturn Palladium Design Verification System

  • Multi-function System with Extensive Verification Options -- Palladium delivers a complete range of verification options, including easy integration into existing software testbench environments. Delivering a range of simulation acceleration options, Palladium offers accelerated co-simulation with C/C++, behavioral testbenches, Cadence's market leading NC-Sim logic simulation environment, Cadence's Signal Processing Worksystem (SPW), and third-party testbench products. For the highest performance, Palladium may also be used for synthesizable testbench acceleration, vector regression, and in-circuit emulation.
  • New High-performance Transaction-based Co-simulation Interface -- Palladium's high-speed transaction-based co-simulation interface dramatically increases simulation-acceleration performance. Palladium combines a new Transaction-based application programming interface (API) with a new high-speed co-simulation interface, boosting accelerated co-simulation performance by at least an order of magnitude beyond current alternative methodologies. Traditional accelerated co-simulation performance is limited by the frequency and latency of communication between the design and the testbench. Palladium's transaction-based interface overcomes this limitation by optimizing traffic and minimizing channel latency. Coupled with Cadence's TestBuilder testbench authoring technology, designers will have access to a unique solution enabling them to generate more effective tests in less time, and run them faster than ever possible.
  • Rapid Compile Time Enables Maximum Verification Productivity -- Palladium's high speed compiler optimizes register transfer-level (RTL)-to-verification with compile times of four million or more ASIC gates per hour on a single workstation, and supports concurrent use by simulation and emulation users. Rapid compile time effectively increases the available debug time per user while concurrent use allows multiple users to debug chips simultaneously. These capabilities improve productivity by allowing designers to find and fix more bugs each day than was ever before possible.
  • Easy-to-Use Software Environment -- Quickturn developed Palladium with ease of use in mind. Palladium features a new unified verification software environment where all functions -- RTL compilation through simulation acceleration, co-simulation, and in-circuit emulation -- are controlled from a single graphical user interface (GUI). Palladium incorporates the best features of the Quickturn PowerSuite(TM) and Quest-II(TM) software environments to create the ideal debug environment.
  • Custom Chip Technology -- Palladium combines Quickturn's advanced compiler technology with a new custom emulation integrated circuit fabricated on state-of-the-art, 0.12 micron, 7-layer copper process technology. Using the world's most advanced emulation chip technology, Palladium dramatically reduces compile time, increases chip utilization, and performance.
  • Flexibility to Expand -- The Palladium design verification system can grow to meet future design needs and is expandable to support up to 16 million ASIC gates. The Palladium architecture incorporates scalable pulse-train inter-board communication technology, which maintains constant in-circuit performance even as designs expand across multiple system boards. By maintaining in-circuit performance, Palladium delivers the same high productivity as your designs grow in size and complexity.
  • Scalable Architecture is Key to New Product Line -- Palladium is the first of a new line of multi-function verification systems. Quickturn continues to ride the silicon technology curve leveraging the world's most advance CMOS technology. Future generations of Palladium will migrate to sub 0.1 micron geometry silicon as fabrication capabilities come on line, resulting in even higher levels of performance, capacity, reliability and driving cost of ownership down.
  • Complete Solutions for Vertical Applications -- Palladium can be optimized for multimedia, wireless, networking, and computer design with the addition of a Quickturn SpeedBridge custom environment. SpeedBridge enables engineers to analyze circuit behavior and debug designs in a real-world environment, shaving months from product design cycles.

Pricing and Product Availability

The Quickturn Palladium design verification system is priced depending on user configuration. U.S. list price starts at $0.35 per gate. Quickturn will begin shipping Palladium worldwide in Q4 2001 and will support the HP-UX, IBM-AIX, and Sun Solaris platforms. Palladium will also be available through QuickCycles(TM), a turnkey program that provides flexible access to Quickturn verification environments on a per-project basis. For more information on product pricing and availability, contact Quickturn in North America at 408-914-6000. For pricing and availability outside of North America, visit www.quickturn.com/about/location.htm for the name of the Quickturn representative in your area.

About Quickturn

Quickturn, a Cadence company, is the leading provider of high-performance verification solutions and Time-to-Market Engineering (TtME(TM)) services for the design and verification of complex IC and electronic systems. Developers of high-performance computing, multimedia, graphics, and communications systems use Quickturn products and services. For more information, visit the Quickturn web site at www.quickturn.com, call 408-914-6000, or send email to info@quickturn.com.

About Cadence

Cadence is the largest supplier of electronic design automation products, methodology services, and design services used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 5,400 employees and 2000 revenues of approximately $1.3 billion, Cadence has sales offices, design centers, and research facilities around the world. The Company is headquartered in San Jose, Calif. and traded on the New York Stock Exchange under the symbol CDN. More information about the company, its products and services may be obtained from the World Wide Web at www.cadence.com.

Cadence and the Cadence logo are registered trademarks, and Quickturn, Palladium, PowerSuite, Quest-II, QuickCycles, SpeedBridge, and TtME are trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.


Contact:
     Quickturn, A Cadence Company
     Kristin Boucher, 408/914-6635
     kristin@quickturn.com
      or
     Armstrong Kendall, Inc.
     Bill Toelke, 503/672-4692
     bill@akipr.com

Copyright 2001, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com